Renesas M3A-HS71 Manuel d'utilisateur télécharger pdf (Page 75)

Creating and Running a New Project Workspace

5.3.5 Setting Linker Options

Rev. 1.01 May 7, 2008

5-19

REJ11J0015-0101

Interrupt response speed can be sped up by forwarding vector table to on-chip RAM, and using register bank.

Forwarding vector table sets the vector table section on ROM as DINTTBL, and sets the section on RAM for the

forwarding destination as RINTTBL with "dbsct.c" added by 5.3.3.

• Section name of vector table (ROM section): DINTTBL

• Section name of forwarding destination (RAM section): RINTTBL

The following shows the section setting procedure to modify the DINTTBL section from ROM to on-chip RAM

in the sample program.

(1) Set the RINTTBL section to on-chip RAM area in [Section] dialog box as shown in

Figure 5.3.17.

“Address”: 0xFFF80000

“Section”: RINTTBL

Note: When the address above is set, the vector base register of CPU should be set. In the sample software,

the vector base register should be set inside the reset exception handling in the resetprg.c file.

ROM area

Change RINTTBL,

B, and R sections to

0xFFF80000 address

RAM area

Figure 5.3.17 Section Change (1)

1 2 ... 70 71 72 73 74 75 76 77 78 79 80 81 82

Pas de commentaire

Renesas M3A-HS71 Manuel d'utilisateur Page 75