
7540 Group
Rev.4.00 Jun 21, 2004 page 47 of 82
REJ03B0011-0400Z
Fig. 53 State transition
S
t
o
p
m
o
d
eW
a
i
t
m
o
d
e
W
I
T
i
n
s
t
r
u
c
t
i
o
n
Oscillation stop detection circuit valid
CPUM4←12
MISRG1←12
I
n
t
e
r
r
u
p
t
Interrupt
S
T
P
i
n
s
t
r
u
c
t
i
o
n
WIT
instruction
I
n
t
e
r
r
u
p
t
M
I
S
R
G1←02
CPUM3←12
CPUM3←02
C
P
U
M7
6←1
02
C
P
U
M7
6←0
02
0
12
1
12
(
N
o
t
e
2
)
CPUM
4←02
M
I
S
R
G1←12 M
I
S
R
G1←02
R
e
s
e
t
r
e
l
e
a
s
e
d
S
t
a
t
e
1
O
p
e
r
a
t
i
o
n
c
l
o
c
k
s
o
u
r
c
e
:
f
(X
I
N
)
(
N
o
t
e
1
)
f
(X
I
N
)
o
s
c
i
l
l
a
t
i
o
n
e
n
a
b
l
e
d
O
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
s
t
o
p
S
t
a
t
e
2
O
p
e
r
a
t
i
o
n
c
l
o
c
k
s
o
u
r
c
e
:
f
(X
I
N
)
(
N
o
t
e
1
)
f
(X
I
N
)
o
s
c
i
l
l
a
t
i
o
n
e
n
a
b
l
e
d
O
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
e
n
a
b
l
e
d
State 3
Operation clock source:
On-chip oscillator (Note 3)
f(X
IN
) oscillation enabled
On-chip oscillator enalbed
S
t
a
t
e
4
O
p
e
r
a
t
i
o
n
c
l
o
c
k
s
o
u
r
c
e
:
O
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
(
N
o
t
e
3
)
f
(X
I
N
)
o
s
c
i
l
l
a
t
i
o
n
s
t
o
p
O
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
e
n
a
l
b
e
d
Notes on switch of clock
(1) In operation clock source = f(X
IN
), the following can be
selected for the CPU clock division ratio.
● f(X
IN
)/2 (high-speed mode)
● f(X
IN
)/8 (middle-speed mode)
● f(X
IN
) (double-speed mode, only at a ceramic oscillation)
(2) Execute the state transition state 3 to state 2 or
state 3’ to state 2’ after stabilizing X
IN
oscillation.
(3) In operation clock source = on-chip oscillator, the middle-
speed mode is selected for the CPU clock division ratio.
(4) When the state transition state 2 → state 3 → state 4
is performed, execute the NOP instruction as shown below
according to the division ratio of CPU clock.
• CPUM76 → 10
2
(State 2 → state 3)
• NOP instruction
• CPUM4 → 1
2
(State 3 → state 4)
Double-speed mode at on-chip oscillator: NOP ✕ 3
High-speed mode at on-chip oscillator: NOP ✕ 1
Middle-speed mode at on-chip oscillator: NOP ✕ 0
Reset state
C
P
U
M7
6←1
02
C
P
U
M7
6←0
02
0
12
1
12
(
N
o
t
e
2
)
S
t
a
t
e
2
’
O
p
e
r
a
t
i
o
n
c
l
o
c
k
s
o
u
r
c
e
:
f
(X
I
N
)
(
N
o
t
e
1
)
O
n
-
c
h
i
p
o
s
c
i
l
l
a
t
o
r
e
n
a
b
l
e
d
State 3’
Operation clock source:
On-chip oscillator (Note 3)
f(X
IN
) oscillation enabled
On-chip oscillator enalbed
Commentaires sur ces manuels