Renesas PCA7429G02 Informations techniques Page 103

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 145
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 102
100
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37272M6/M8–XXXSP/FP, M37272MA–XXXSP
M37272E8SP/FP, M37272EFSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.3
13. A-D CONVERTER CHARACTERISTICS
(VCC = 5 V ± 10 %, VSS = 0 V, f(XIN) = 8 MHz, Ta = –10 °C to 70 °C, unless otherwise noted)
Resolution
Non-linearity error
Differencial non-linearity error
Zero transition error
Full-scale transition error
Max.
6
±1
±0.9
2
–2
bits
LSB
LSB
LSB
LSB
Min.
Limits
UnitTest conditionsParameterSymbol
V
0T
VFST
IOL (SUM) = 0 mA
Typ.
14. MULTI-MASTER I
2
C-BUS BUS LINE CHARACTERISTICS
Bus free time
Hold time for START condition
LOW period of SCL clock
Rising time of both SCL and SDA signals
Data hold time
HIGH period of SCL clock
Falling time of both SCL and SDA signals
Data set-up time
Set-up time for repeated START condition
Set-up time for STOP condition
tBUF
tHD; STA
tLOW
tR
tHD; DAT
tHIGH
tF
tSU; DAT
tSU; STA
tSU; STO
Max.
1000
300
Min.
1.3
0.6
1.3
20+0.1C
b
0
0.6
20+0.1C
b
100
0.6
0.6
Max.
300
0.9
300
µs
µs
µs
ns
µs
µs
ns
ns
µs
µs
Unit
Standard clock mode High-speed clock mode
ParameterSymbol
Note: Cb = total capacitance of 1 bus line
Fig.14.1 Definition Diagram of Timing on Multi-master I
2
C-BUS
Min.
4.7
4.0
4.7
0
4.0
250
4.7
4.0
S
D
A
S
C
L
P
t
B
U
F
S
t
H
D
;
S
T
A
t
L
O
W
t
R
t
H
D
;
D
A
T
t
H
I
G
H
t
F
t
S
U
;
D
A
T
t
S
U
;
S
T
A
S
r
P
t
S
U
;
S
T
O
t
H
D
;
S
T
A
S
S
r
P
:
S
t
a
r
t
c
o
n
d
i
t
i
o
n
:
R
e
s
t
a
r
t
c
o
n
d
i
t
i
o
n
:
S
t
o
p
c
o
n
d
i
t
i
o
n
Vue de la page 102
1 2 ... 98 99 100 101 102 103 104 105 106 107 108 ... 144 145

Commentaires sur ces manuels

Pas de commentaire