
R8C/10 Group 15. Programmable I/O Ports
Rev.1.20 Jan 27, 2006 page 121 of 180
REJ09B0019-0120
P
u
l
l
-
u
p
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
0
Symbol Address After reset
PUR0 00FC
16 00XX00002
Bit name FunctionBit symbol R
W
b
7b
6b
5b
4b
3b
2b
1b0
PU00 P00 to P03 pull-up
(1)
PU01 P04 to P07 pull-up
(1)
PU02 P10 to P13 pull-up
(1)
PU06 P30 to P33 pull-up
(1)
PU07 P37 pull-up
(1)
N
o
t
h
i
n
g
i
s
a
s
s
i
g
n
e
d
.
W
h
e
n
w
r
i
t
e
,
s
e
t
t
o
“
0
”
.
W
h
e
n
r
e
a
d
,
i
t
s
c
o
n
t
e
n
t
i
s
i
n
d
e
t
e
r
m
i
n
a
t
e
.
(b5-b4)
0
:
N
o
t
p
u
l
l
e
d
u
p
1
:
P
u
l
l
e
d
u
p
(1
)
Pull-up control register 1
Symbol Address After reset
PUR1 00FD
16 XXXXXX0X2
Bit name Function Bit symbol
b
7b
6b
5b
4b
3b
2b
1b0
P
U
1
1P
45
p
u
l
l
-
u
p
(1
)
N
O
T
E
S
:
1
.
T
h
e
p
i
n
f
o
r
w
h
i
c
h
t
h
i
s
b
i
t
i
s
“
1
”
(
p
u
l
l
e
d
u
p
)
a
n
d
t
h
e
d
i
r
e
c
t
i
o
n
b
i
t
i
s
“
0
”
(
i
n
p
u
t
m
o
d
e
)
i
s
p
u
l
l
e
d
u
p
.
R
W
RW
RW
PU03 P14 to P17 pull-up
(1)
R
W
R
W
RW
RW
RW
P
o
r
t
P
1
d
r
i
v
e
c
a
p
a
c
i
t
y
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
Symbol Address After reset
DRR 00FE
16 0016
Bit name FunctionBit symbol
b
7b
6b
5b
4b
3b
2b
1b0
DRR0 P10 drive capacity
D
R
R
1P
1
1
d
r
i
v
e
c
a
p
a
c
i
t
y
D
R
R
2P
1
2
d
r
i
v
e
c
a
p
a
c
i
t
D
R
R
3P
13
d
r
i
v
e
c
a
p
a
c
i
t
D
R
R
4P
14
d
r
i
v
e
c
a
p
a
c
i
t
D
R
R
5P
15
d
r
i
v
e
c
a
p
a
c
i
t
0 : LOW
1 : HIGH
R
W
RW
R
W
R
W
RW
R
W
R
W
0 : Not pulled up
1 : Pulled up
(1)
0 : Not pulled up
1 : Pulled up
(1)
Nothing is assigned.
When write, set to “0”. When read, its content is indeterminate.
(
b
0
)
Nothing is assigned.
When write, set to “0”. When read, its content is indeterminate.
(
b
7
-
b
2
)
NOTES:
1. The P4
5 pin for which the PU11 bit is “1” (pulled up) and the PD4_5 bit is “0” (input mode) is pulled high.
D
R
R
6P
16
d
r
i
v
e
c
a
p
a
c
i
t
DRR7 P17 drive capacit
R
W
R
W
Set P1 N-channel output transistor
drive capacity
Figure 15.8 PUR0 Register, PUR1 Register, and DRR Register
Commentaires sur ces manuels